This paper deals with the simulation of a PWM three-level (3L) & five level (5L) converters. The modulation strategies can be classified into two kinds according to the turn-off sequence of the two switches of the pair of switches. The concept of the leading switches and the lagging switches is introduced to realize softswitching for PWM 3L and 5L converters. soft-switching obtained by using both the leading switches and the lagging switches. softswitching PWM 3L and 5L converters can be classified into two kinds: zero-voltage-switching (ZVS) and zero-voltage and zerocurrent-switching (ZVZCS), A three level & five level ZVZCS converters are presented, its operation principle, and the simulation results obtained by using PSPICE are included also.
INTRODUCTION
POWER factor correction (PFC) techniques are widely used in power conversion applications to comply with IEC61000-3-2 standard. For three-phase PFC converters, the output voltage is 800 V, and may be even higher than 1000 V to reduce the input current harmonics, which raises the voltage rating of the switches of the downstream dc/dc converter, for which it is very difficult to select suitable power switches. In order to overcome this problem, Pinheiro and Barbi proposed the concept of three-level (TL) converter, in which the voltage stress of the power switches is only the half of the input dc voltage [1] . In recent years, there are several soft-switching PWM TL converters presented [1] - [3] . The objects of this paper are to reveal the relationship among Three level and five level topologies and modulation strategies,and choose suitable modulation strategies for soft-switching PWM 3L and 5L converters. Based on the analysis of the operation principle of TL converter Section II description of 3L and 5L converters. Section III classifies the modulation strategies into two kinds according to the turn-off sequence of a pair of switches. The concept of the leading switches and the lagging switches is introduced to realize soft-switching. Section IV simulation results analyzes the realization of soft-switching for both the leading switches and the lagging switches. Fig. 1(a) shows the basic 3Lconverter, where the capacitors Cd1 and Cd2 are large enough and equal to share the input voltage Vin evenly, i.e., .Vd1 and Vd2are clamping diodes. By modulating the four switches, Q1 tp Q4, the voltage between point A and B ,VAB , is an ac square voltages which amplitude is Vin/ 2. is transferred by the transformer Tr and rectified by the output rectifier diodes DR1and DR2 , and then VCD is a dc square voltage pulse, which amplitude is Vin /2k , where k is the primary and secondary winding ratio. By filtering VCD, we can get the dc voltage , the output voltage. In order to get VCD ,we just need to make VAB be an ac square voltage which amplitude is Vin/2 . The fundamental modulation strategy is shown in Fig. 1(b) . The upper pair of switches Q1 and,Q2 or lower pair of switches, Q3 and Q4 turn on/off simultaneously. The on-time Ton of each switch is determined by the duty cycle D of VCD, Ton = D.Ts/2 , where Ts is the switching period. By observing the fundamental modulation strategy, we could get a new idea shown in Fig. 1(b) . Based on the fundamental modulation strategy, we can 1) keep the on-time of Q2 and Q3 unchanged, push the on-time of Q1 and Q4 forward or even make it be equal to ; or 2) keep the on-time of Q1and Q4 unchanged, push the on-time of Q2 and Q3 backward or even make it be equal to TS/2 ; or 3) push the on-time of Q1and Q4 forward or even make it be equal to TS/2, and VAB at the same time, push the on-time of Q2 and Q3 backward or even make it be equal to , is just the same as the fundamental modulation strategy, this is because that only and turn on simultaneously, is the positive voltage, (+ 1)Vin/2 , and only Q3 and Q4 turn on simultaneously, is the negative voltage, (-1)Vin/2 . So providing the overlap on-time of the upper pair of switches or the lower pair of switches unchanged, i.e., Ton(overlap) = D.TS/2, pushing the on-time of the switches forward or backward will not effect VAB . 
A. 3 level converter

D. 3L-ZVZCS Waveforms
The main circuit of ZVS PWM 3L converter refers to Fig. 1 where Q1 and Q4 are the leading switches, Q2 and Q3 are the lagging switches. Fig. 4 shows the key waveforms for ZVZCS PWM 3L converter. The lagging switch is zero-voltage turn-off thanks to their paralleled capacitors. Similar to ZVS PWM 3L converters, the leading switches can realize zero-voltage turn-off thanks to their paralleled capacitors. Now we consider the turn-on of the leading switches. Refer to Fig.4 , as Q1 zero-voltage turns off at t0 , the converter is in zero state, ip will decay to zero at t1. If Q4 do not turn on before t1, C4 will be recharged, which make lose zerovoltage turn-on condition. The time for ip to decay to zero is related with the load. In order to ensure zero-voltage turn-on for Q4 under any load, Q4 should turn on just as Q1 turns off, which means that the on-time of Q4 should be pushed forward to be TS/2. Similarly, the on-time of should also be pushed forward to be TS/2. No capacitors are in paralleled with the lagging switches to ensure ZCS. As shown in Fig. 4 , ip decays to zero at t1. In order to ensure zerocurrent turn-off Q2 , should be delayed to turn off at t1 ,t01 = t1-t0 is related with the load. During [t1,t2], ip keeps at zero, so the turnoff time instant of Q2 can also be delayed to t2, i.e., the on-time of Q2can be pushed backward to be TS/2 ,Q3 is similar to Q2. In a word, the lagging switches have two kinds of on-time.
Similarly five level converter operates in ZVZCS mode leading switches are turned on at zero voltage and lagging switches are turned-off at zero current, main advantage of this soft switched converters are low switching stresses and current tails across switches are reduced.
PSPICE simulation diagrams : 
A.3L-ZVZCS inverter
Simulations are conducted for 3L-ZVZCS converter by using PSPICE. 
V CONCLUSION
The soft switched pwm three-level and five level converters are simulated using PSPICE software. Simulated waveforms arecoinciding with theoretical results According to the above analysis, we can draw the following conclusions. 1) Soft-switching ZVS, ZCS which introduces the concept of the leading switches and the lagging switches;
2) The leading switches are easy to realize ZVS and they can only realize ZVS;
3) Zero state has two kinds of operation modes: current constant mode and current reset mode; In constant current mode, the lagging switches can realize ZVS; and in current reset mode, the lagging switches can realize ZCS; 4) Soft-switching PWM 3L and 5L converters can be classified into two kinds: ZVS and ZVZCS and the operation principle and the simulation results are also included. 
